| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | academic/verilator: Added (Verilog HDL Simulator). |   Charles Daniels | 2020-03-20 | 4 | -0/+140 |
| Signed-off-by: Willy Sudiarto Raharjo <willysr@slackbuilds.org> | |||||
 |
index : slackbuilds | |
| Official Git Repository | slackbuilds-users@slackbuilds.org |
| summaryrefslogtreecommitdiffstats |